

BUS11
BUS11A

SILICON DIFFUSED POWER TRANSISTORS

High-voltage, high speed, glass passivated n p n power transistors in a TO-3 envelope, intended for use in converters, inverters, switching regulators, motor control systems etc.

QUICK REFERENCE DATA


	BUS11	BUS11A
Collector-emitter voltage ($V_{BE} = 0$, peak value)	V_{CESM} max. 850	1000 V
Collector-emitter voltage (open base)	V_{CEO} max. 400	450 V
Collector current (d.c.)	I_C max. 6	A
Collector current (peak value) $t_p \leq 2$ ms	I_{CM} max. 10	A
Total power dissipation up to $T_{mb} = 25^\circ C$	P_{Tot} max. 100	W
Collector-emitter saturation voltage	V_{CEsat} < 1,5	V
$I_C = 3$ A; $I_B = 0,6$ A	V_{CEsat} < 1,5	V
$I_C = 2,5$ A; $I_B = 0,5$ A		
Fall time (resistive load)	t_f < 0,8	μs
$I_{Con} = 3$ A; $I_{Boff} = 0,6$ A	t_f < 0,8	μs
$I_{Con} = 2,5$ A; $I_{Boff} = 0,5$ A		

MECHANICAL DATA

Fig. 1 TO 3.

Collector connected to case.

Dimensions in mm



Products approved to CECC 60 004-124 available on request.
See also chapters Mounting instructions and Accessories.

359 555

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).

Collector emitter voltage ($V_{GE} = 0$, peak value)	V_{CESM} max.	BUS11	BUS11A
Collector emitter voltage (open base)	V_{CEO} max.	850	1000 V
Collector current (d.c.)	I_C max.	400	450 V
Collector current (peak value) $t_p < 2$ ms	I_{CM} max.	5	A
Base current (d.c.)	I_B max.	10	A
Base current (peak value); $t_p < 2$ ms	I_{BM} max.	2	A
Total power dissipation up to $T_{mb} = 25^\circ C$	P_{tot} max.	3	W
Storage temperature	T_{sig} max.	100	$^\circ C$
Junction temperature	T_j max.	-65 to +200	$^\circ C$

THERMAL RESISTANCE

From junction to mounting base

$$R_{thj-mb} = 1,75 \text{ K/W}$$

CHARACTERISTICS

$T_j = 25^\circ C$ unless otherwise specified

Collector cut off current *

$V_{CF} = V_{CESMmax}$; $V_{GE} = 0$	I_{CES} <	1	mA
$V_{CE} = V_{CESMmax}$; $V_{GE} = 0$; $T_j = 125^\circ C$	I_{CES} <	2	mA
Emitter cut off current	I_{EBO} <	10	mA
$I_C = 0$; $V_{CE} = 9$ V			

Saturation voltages

$I_C = 3$ A; $I_B = 0,6$ A	V_{CEsat} <	1,5	V
$I_C = 2,5$ A; $I_B = 0,5$ A	V_{CEsat} <	1,4	V
$I_C = 3$ A; $I_B = 0,6$ A	V_{BEsat} <	1,4	V
$I_C = 2,5$ A; $I_B = 0,5$ A	V_{BEsat} <	1,4	V
Collector emitter sustaining voltage	V_{CEOust} >	400	V
$I_C = 100$ mA; $I_{Bnff} = 0$; $L = 25$ mH			
D.C. current gain	h_{FE} typ.	30	
$I_C = 0,5$ A; $V_{CE} = 5$ V			

CHARACTERISTICS (continued)




Fig. 2 Oscilloscope display for sustaining voltage.

Switching times resistive load (Figs 4 and 6)

$I_{Con} = 3$ A; $I_{Bnff} = I_{Bnff} = 0,6$ A

Turn on time
Turn off: Storage time
Fall time

$I_{Con} = 2,5$ A; $I_{Bnff} = -I_{Bnff} = 0,5$ A

Turn on time
Turn off: Storage time
Fall time

Switching times inductive load (Figs 6 and 7)

$I_{Con} = 3$ A; $I_B = 0,6$ A

Turn on time
Turn off: Storage time
Fall time

$I_{Con} = 3$ A; $I_B = 0,6$ A; $T_j = 100^\circ C$

Turn on time
Turn off: Storage time
Fall time

Switching times inductive load (Figs 6 and 7)

$I_{Con} = 2,5$ A; $I_B = 0,5$ A

Turn on time
Turn off: Storage time
Fall time

$I_{Con} = 2,5$ A; $I_B = 0,5$ A; $T_j = 100^\circ C$

Turn on time
Turn off: Storage time
Fall time




Fig. 3 Test circuit for V_{CEOust} .

	BUS11	BUS11A
t_{on}	< 1	—
t_s	< 4	—
t_f	< 0,8	—
t_{on}	—	1
t_s	—	4
t_f	—	0,8
t_s	typ. 1,1	—
t_f	typ. 1,4	—
t_s	typ. 80	—
t_f	typ. 150	—
t_s	typ. 1,2	—
t_f	typ. 1,5	—
t_s	typ. 140	—
t_f	typ. 300	—
t_s	typ. —	1,7
t_f	typ. —	1,4
t_s	typ. —	80
t_f	typ. —	160
t_s	typ. —	1,2
t_f	typ. —	1,5
t_s	typ. —	140
t_f	typ. —	300

* Measured with a half sine wave voltage (curve tracer).

BUS11
BUS11A

Silicon diffused power transistors


BUS11
BUS11A

Fig. 4 Test circuit resistive load.




Fig. 5 Switching times waveforms with resistive load.

Fig. 6 Switching times waveforms with inductive load.






Fig. 7 Test circuit inductive load.

Fig. 8 Safe Operating Area at $T_{mb} \leq 25^\circ\text{C}$.

- (1) Plot max and P for peak max. lines.
(2) Second breakdown limits (independent of temperature)
- I Region of permissible d.c. operation
 - II Permissible extension for repetitive pulse operation
 - III Area of permissible operation during turn on in single transistor converters, provided $R_{GE} \leq 100 \Omega$ and $I_P \leq 0.0 \mu\text{s}$.
 - IV Repetitive pulse operation in this region is permissible provided $V_{BE} \leq 0$ and $I_P \leq 2 \text{ ms}$.



Silicon diffused power transistors

BUS11
BUS11A




Fig. 10 Reverse bias SOA R.




Fig. 9 Total power dissipation and second-breakdown current derating curve.




Fig. 11 D.C. current gain.




Fig. 12 Typical values base emitter and collector emitter voltage. $I_C/I_B = 5$.




Fig. 13 Typ. [—] and max. [---] values collector emitter saturation voltage at $T_j = 25^\circ\text{C}$.

BUS11
BUS11A




Fig. 14 Typical values at $T_J = 25^\circ\text{C}$.

APPLICATION INFORMATION

Important design factors of SMPS circuits are the maximum power losses, heatsink requirements and base drive conditions of the switching transistor. The power losses are very dependent on the operating frequency, the maximum collector current amplitude and shape.

The operating frequency is mostly set between 16 and 50 kHz. The collector current shape varies from rectangular in a forward converter to sawtooth in a flyback converter.

Information on nominal base drive, optimum base inductance and maximum transistor dissipation applied in a forward converter is given in Figs 16, 18 and 17. In these figures I_{CM} represents the maximum repetitive peak collector current, which occurs during overload. The information is derived from limit case transistors at a mounting base temperature of 100°C under the following conditions (see also Fig. 16):

- collector current shape $I_{C1}/I_{CM} = 0.9$
- duty factor $I_{p1}/T = 0.45$
- rate of rise of I_C during turn-on = $4\text{ A}/\mu\text{s}$
- rate of rise of V_{CE} during turn off = $1\text{ kV}/\mu\text{s}$
- reverse drive voltage during turn off = 5 V
- base current shape $I_{B1}/I_{BE} = 1.5$

The required thermal resistance of the heatsink can be calculated from

$$R_{th\text{ mb a}} < \frac{100 - T_{amb}}{P_{tot}} \text{ K/W}$$

To ensure thermal stability the value of the ambient temperature $T_{amb} > 40^\circ\text{C}$.




Fig. 16 Relevant waveforms of the switching transistor in a forward SMPS.




Fig. 16 Recommended nominal "end" value of the base current (I_B) and optimum base inductance (L_B) at $-V_{drive} = 6V$ versus maximum peak collector current. $dI_B(I_{opt}) = \pm 20\%$.

For other values of $-V_{drive}$ (3 V to 7 V) the related L_B is:

$$L_{Bnom} = \frac{(-V_{drive}) + 1}{6}$$

L_{Bnom} is the value given in this graph.




Fig. 17 Maximum transistor dissipation under worst case operating condition versus maximum peak collector current. $T_{mb} = 100^\circ C$; $dI_B(I_{opt}) = \pm 20\%$.