

## N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STW20NA50	500 V	< 0.27 $\Omega$	20 A


- TYPICAL R<sub>DS(on)</sub> = 0.22  $\Omega$
- $\pm 30$ V GATE TO SOURCE VOLTAGE RATING
- 100% AVALANCHE TESTED
- REPETITIVE AVALANCHE DATA AT 100°C
- LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED
- REDUCED THRESHOLD VOLTAGE SPREAD

### DESCRIPTION

This series of POWER MOSFETS represents the most advanced high voltage technology. The optimized cell layout coupled with a new proprietary edge termination concur to give the device low R<sub>DS(on)</sub> and gate charge, unequalled ruggedness and superior switching performance.


### APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE



TO-247

### INTERNAL SCHEMATIC DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain- gate Voltage (R <sub>GS</sub> = 20 k $\Omega$ )	500	V
V <sub>GS</sub>	Gate-source Voltage	$\pm 30$	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	20	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	12.7	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	80	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	250	W
	Derating Factor	2	W/°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(•) Pulse width limited by safe operating area

## THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max	0.5	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	30	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Case-sink	Typ	0.1	$^{\circ}\text{C}/\text{W}$
$T_l$	Maximum Lead Temperature For Soldering Purpose		300	$^{\circ}\text{C}$

## AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
$I_{AR}$	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max, $\delta < 1\%$ )	20	A
$E_{AS}$	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50\text{ V}$ )	1000	mJ
$E_{AR}$	Repetitive Avalanche Energy (pulse width limited by $T_j$ max, $\delta < 1\%$ )	8	mJ
$I_{AR}$	Avalanche Current, Repetitive or Not-Repetitive ( $T_c = 100^{\circ}\text{C}$ , pulse width limited by $T_j$ max, $\delta < 1\%$ )	12.7	A

ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^{\circ}\text{C}$  unless otherwise specified)

## OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250\text{ }\mu\text{A}$ $V_{GS} = 0$	500			V
$I_{DSS}$	Zero Gate Voltage Drain Current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$ $T_c = 125^{\circ}\text{C}$			25 250	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate-body Leakage Current ( $V_{DS} = 0$ )	$V_{GS} = \pm 30\text{ V}$			$\pm 100$	nA

## ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250\text{ }\mu\text{A}$	2.25	3	3.75	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10\text{ V}$ $I_D = 10\text{ A}$		0.22	0.27	$\Omega$
$I_{D(on)}$	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10\text{ V}$	20			A

## DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs} (*)$	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 10\text{ A}$	10	17.5		S
$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$ $V_{GS} = 0$		3600	4700	pF
$C_{oss}$	Output Capacitance			490	650	pF
$C_{rss}$	Reverse Transfer Capacitance			140	180	pF

**ELECTRICAL CHARACTERISTICS** (continued)**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Time Rise Time	$V_{DD} = 250\text{ V}$ $I_D = 10\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 3)		30 55	40 75	ns ns
$(di/dt)_{on}$	Turn-on Current Slope	$V_{DD} = 400\text{ V}$ $I_D = 20\text{ A}$ $R_G = 47\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		160		A/ $\mu$ s
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 400\text{ V}$ $I_D = 20\text{ A}$ $V_{GS} = 10\text{ V}$		150 18 72	195	nC nC nC

**SWITCHING OFF**



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$ $t_f$ $t_c$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 400\text{ V}$ $I_D = 20\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		40 25 75	55 35 100	ns ns ns

**SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				20 80	A A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 20\text{ A}$ $V_{GS} = 0$			1.6	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 20\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 100\text{ V}$ $T_J = 150\text{ }^\circ\text{C}$ (see test circuit, figure 5)		610 10.1 33		ns $\mu\text{C}$ A

(\*) Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %


(•) Pulse width limited by safe operating area

**Safe Operating Areas****Thermal Impedance**


Derating Curve




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




## Capacitance Variations




## Normalized Gate Threshold Voltage vs Temperature




## Normalized On Resistance vs Temperature




## Turn-on Current Slope




## Turn-off Drain-source Voltage Slope




## Cross-over Time



Switching Safe Operating Area



Accidental Overload Area



Source-drain Diode Forward Characteristics







Fig. 1: Unclamped Inductive Load Test Circuits


Fig. 2: Unclamped Inductive Waveforms




**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 4:** Gate Charge Test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



## TO-247 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.7		5.3	0.185		0.208
A1			2.87			0.113
A2	1.5		2.5	0.059		0.098
b	1		1.4	0.039		0.055
b1			2.25			0.088
b2	3.05		3.43	0.120		0.135
C	0.4		0.8	0.015		0.031
D	20.4		21.18	0.803		0.833
e	5.43		5.47	0.213		0.215
E	15.3		15.95	0.602		0.628
L	15.57			0.613		
L1	3.7		4.3	0.145		0.169
Q	5.3		5.84	0.208		0.230
ØP	3.5		3.71	0.137		0.146





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A